

THE CHARACTERISTICS OF SILC IN SILICON OXIDE FOR SoC

Chang Soo Kang

Department of Electronic & Information Engineering, Yuhan University
185-34, Kwoiandong, Sosaku, Pucheon City, Kyunggido, 422-749, KOREA

E-mail cskang@yuhan.ac.kr

The traps are generated inside the oxides and at the oxide interfaces by the applied electric fields across the oxide and the flowing currents through the oxides in the nano scale structure for SoC. The trap charging and discharging currents can be explained by the flow of electrons into and out of traps generated by the stress high electric field. The traps are negatively charged near the cathode and positively charged near the anode respectively in the condition. The charge state of the traps can easily be changed according to the application of repetitively low electric fields after the stress high electric fields. Measurements have shown that the traps are relatively uniformly distributed throughout 113.4 to 814 silicon oxide thicknesses. In this study we present evidence that shows to the difference trap densities near anodes and cathodes of thicker oxides in the nanoscale structure. It was due to the charging and discharging after high electric field stressing.

The current was composed of three regions, the low level, pretunneling region, the tunneling region and the breakdown region. Onset tunneling voltage was measured 7.2[V] 9.2[V] 10.2[V] with fluence $1.07 \times 10^{-8} [\text{C}/\text{cm}^2]$, $1.02 \times 10^{-11} [\text{C}/\text{cm}^2]$, $1.19 \times 10^{-13} [\text{C}/\text{cm}^2]$ in the oxide thickness between 41 , 86 , 112 respectively. Prior to the onset of tunneling the currents were in the low ampere range. The current density according to the gate bias voltage was measured in the oxide thickness between 41 , 86 , 113.4 respectively has been shown Fig. 1.

The stress currents through an unstressed oxide measured during application of constant positive gate voltage and the transient currents through an unstressed oxide measured after application of constant positive gate voltage has been shown in Fig. 2.

The capacitor in this case was stressed at -17[V] for 100[sec] respectively. The transient currents were measured after the stress at 5[V] for 100[sec]. The transient currents after application of a voltage pulse for an oxide that had been stressed with either positive stress voltage or negative voltage has been shown in Fig. 3.

After the oxides had been stressed and traps had been generated in the oxides, the pretunneling currents and the discharge currents rose. The discharge currents have been adequately explained in terms of the tunneling front model. The pretunneling currents that flowed when the low measurement voltages were applied were also related to the charging of the stress generated traps. difference in these two charging currents had the $1/t$ time dependence that had previously been associated with the discharging of these traps by the tunneling front. Thus, by fitting the difference in the currents to a $1/t$ dependence, the charging of the traps in the oxide could also be explained by the tunneling front model.

Whenever the measurement polarity was changed, it was necessary that the one time only leakage current caused by the transient tunneling charging discharging of the traps. The stress induced leakage currents were measured on an 113.4 thick oxide fabricated on n type silicon after positive gate voltage stressing at 13V has been shown in Fig. 4.

The stress induced leakage currents measured after a high electric field stress showed a higher stress induced leakage currents than subsequent stress induced leakage currents.

The stress induced leakage currents showed a one time only leakage current whenever the measurement polarity was changed. This one time only leakage current was caused by the transient tunnel charging discharging of the traps near the interfaces. The stress induced leakage currents depend on trap location. The decay of the low electric field tunneling current was decided to use the increase in the stress induced leakage currents as a measure of trap distributions in the oxides. The stress induced leakage currents are related to trap assisted tunneling processes in thin oxides. The stress induced leakage currents are proportional to the

stress induced trap densities. The negative measurement electric fields sampled the traps near the substrate and the positive measurement electric fields sampled the traps near the gate.

The transient currents associated with low voltage pulses applied to thin oxide of the polysilicon gate Metal Oxide Semiconductor capacitors have been analyzed in terms of the charging and discharging of stress generated traps in the oxide. The tunneling front model was used to explain the $1/t$ time dependence of the decay current after application of a low voltage pulse. The transient currents were dependent on the stress polarity. The stress generated transient currents were relatively uniform the order of 10^{-11} - 10^{-15} [A] after a high field stress voltage.

The stress anode and cathode were used to attempt to find the differences in trap densities of silicon oxides for the nano scale structure. The traps are negatively charged near the cathode and positively charged near the anode respectively. The charge state of the traps can easily be changed according to the application of repetitively low electric fields after the stress high electric fields.

References

[1] J.C. Jackson, D.J. Dumin, "Electric breakdowns and breakdown mechanisms in ultrathin silicon oxides", Microelectronics Reliability, Vol. 39, pp. 171-179, 1999
 [2] B. De Salvo, G. Reimbold, "Study of stress induced leakage current by using high resolution measurements", Microelectronics Reliability, Vol. 39, pp. 797-802, 1999
 [3] E. Miranda, J. Sune, R. Rodriguez, M. Nafria, X. Aymerich, L. Fonseca, F. Campabadal, "Soft Breakdown Conduction in Ultrathin Gate Dielectrics", IEEE Transactions on Electron Devices, Vol. 47, No. 1, pp. 82 - 89, 2000

Figures




Fig. 1




Fig. 2




Fig. 3




Fig. 4