Massive fabrication of Single-Walled Carbon Nanotube Field Effect Transistors

I. Martin-Fernandez^a

M. Sansa^a, M.J. Esplandiu^b, F. Perez-Murano^a, E. Lora-Tamayo^a, P. Godignon^a

a Insto. de Microelectrónica de Barcelona (IMB-CNM-CSIC)
 b Departamento de Química, Universidad Autónoma de Barcelona (UAB)

inigo.martin@imb-cnm.csic.es







Single-wall carbon nanotube (SWCNT)



Electrical properties
1D conduction
Metallic / Semiconducting (E_g α 1/d)
Mechanical & sensing applications

The single-walled carbon nanotube transistor





Control over growth directionControl over chirality





CNT-FET based device fabrication

Discrete fabrication:



Ring oscillator assembled on a SWCNT

Z. Chen et al., Science 311 (2006)

Batch fabrication:



CNT & CMOS integration:

- 2048 devices/chip
- 1% functional CNT-FET

C Tseng et al., Nano Letters Vol. 4, No. 1 (2004)



8 Slow process flow 8 Low throughput 8 No statistical data

- [©] Wafer scale fabrication
- Statistical data
- ☺ Batch fabrication ⊗ Few published works
 - 8 Statistics on not more than some hundreds of devices



OBJECTIVE

Develop the technology for batch fabrication and testing of CNT-FET based systems.

- Technology for batch fabrication of CNT-FET structures at 4 inch wafer scale
- Procedure to evaluate the resulting CNT-FET structures





Technological process

□ 15 microelectronics standard steps □ 3 Photolithographic processes

3.

SiO₂

Si

- 0. Si 4" wafer
- 1. Back gate contact
- 2. SWCNT selective synthesis
- 3. Contact patterning







CNT-FET structure design

Chips de 15 x 15 mm² 5,760 ^{device}/_{chip}, 360 ^{geometry}/_{chip} \rightarrow 2,560 devices/cm²

16 geometries

Catalyst area: 1x1 / 2x2 / 4x4 / 5x5 µm²

Channel: 1 / 3 / 5 / 7 µm







En m 🛞 ENT-FET 🛛 🕬

CNT-FET fabrication results









Structure fabrication:

□ Batch fabrication (4" wafer scale)

□ 5,760 dev./chip x 24 chip/wafer

~140,000 dev./wafer

Nanotubes:

- Localised growth of SWCNTs at 4" wafer scale
- □ Diameter: < 2nm \rightarrow SWCNTs

□ Length: ~ 1-10 µm

□ Density: 0.5 SWCNT/µm²











I/V characteristics of operative structures





Semiconducting SWCNT:



Semiconducting + metallic SWCNT



More than one contacted CNT $I_{DS} = I_{DS}(V_{GS})$

 $\Box I_{ON} \approx 10^{-6} \text{ A}$ $\Box I_{ON}/I_{OFF} < 100$





3 point automatic testing of CNT-FET structures



More than 100 structures have been tested to validate the procedure





Statistical analysis of functional transistors on CHIP16



□ 97 (27 %) functional CNT-FET for the 4x4 μ m² and 5 μ m design. □ 572 (10%) functional transistors in one 15x15 mm² chip.

 \Box 4x4 µm² is the catalyst area for the most functional CNT-FET. \Box 5 µm is the gap for the most functional CNT-FET.





Comparison between 3µm and 5µm channel CNT-FET



When channel increases:

- \rightarrow Increase of "no nanotube" devices
- \rightarrow Decrease of "current saturated" devices
- \rightarrow Increase of functional CNT-FET
 - a. less defective fabrication
 - b. less of probability of more than one SWCNT being contacted





Summary



Massive batch fabrication of CNT-FET at 4" wafer scale has been demonstrated.



- A procedure for automatic testing of very high number of CNT-FET structures has been presented.
- CNT synthesis, device fabrication and CNT-FET characteristics may be evaluated.



- □ 10,000 functional CNT-FET have been fabricated on a 4" wafer.
- Up to 27 % success functional CNT-FET fabrication for certain designs (4x4 μm² & 5 μm and 5x5 μm² & 7 μm)





Prospective

- □ Optimization of design and process flow.
- New analyses to evaluate the devices such as SWCNT density per device or CNT diameter
- Passivated CNT-FET based sensors* and SWCNT based antenna systems** are being developed.



Universitat Autònoma

de Barcelona

Universitat Rovira i Virgi





Acknowledgements

- IMB-CNM's Clean Room staff for their help with the device fabrication.
- Mr. Sergi Sanchez for support with electrical characterization.
- Dr. Narcis Mestres from ICMAB-CSIC for support with Raman measurements on CNTs.
- Financial support from CRENATUN and SENSONAT projects and from a grant through the I3P programme.







Massive fabrication of Single-Walled Carbon Nanotube Field Effect Transistors





inigo.martin@imb-cnm.csic.es

Technological process



- 1. 4 inch Si wafer
- 2. P doping of the wafer
- 3. Thermal oxidation: 100 nm
- 4. Photolithography
- 5. Dry etching of the SiO₂
- 6. PR removal
- 7. PMMA deposition
- 8. Photolithography
- 9. O₂ plasma
- 10.PR removal
- 11.Catalyst deposition:
 - $Fe(NO_3)_3 \cdot 9H_2O/Mo/Al_2O_3$ in methanol
- 12.Catalyst lift-off
- 13.CVD synthesis: 800°C, H₂, CH₄/H₂
- 14.Photolithography
- 15.Metal deposition: Ti/Pt
- 16.Metal lift-off

Carbon nanotube growth system



100ST Rapid Thermal CVD (Jipelec)

Temperature up to 1200 °C
Temperature control up to 30 °C/s
Controlable vacuum: 10⁻¹ Torr
Max. Vacuum: 10⁻⁶ Torr
Gases: CH₄, H₂, N₂O, N₂, Ar
Up to 4" wafers

Global results

Device type distribution for on a 4" wafer:*



Up to 98 functional CNT-FET (4x4μm² & 5μm and 5x5μm² & 7μm)

10,135 functional CNT-FET on a 4" wafer (7.3 % of the total*) * 9.2 % of the total if 1µm gap designs are discarded

 $rac{1}{2} \frac{\text{Semiconducting}}{\text{Metallic}} = 1/2 \quad [\neq 2]$

Synthesis of SWCNTs from Fe particles using zeolites*

Zeolites: Microporous materials with oriented pores of less than 1 nm in diameter.

By placing catalyst inside the pores:Certain control over CNT diameterControl over CNT growth direction





© SWCNT growth from inside zeolites pores



I. Martin, et al., Microelectronic Engineering 85, 1202-1205 (2008)

* In collaboration with Insto. Tecnología Química (ITQ-CSIC)