## Design of 6T SRAM memory cell using a SB-CNTFET compact model

M. Najari<sup>1,2</sup>, S.Frégonèse<sup>1</sup>, C. Maneux<sup>1</sup>, T. Zimmer<sup>1</sup>, H. Mnif<sup>2</sup>, N. Masmoudi<sup>2</sup>

<sup>1</sup> Université de BORDEAUX, CNRS, UMR 5218, FRANCE,

<sup>2</sup> National School of Engineering of Sfax – LETI Laboratory - Sfax, TUNISIA,

montassar.najari@ims-bordeaux.fr

This work presents a compact model formulation for the Schottky barrier carbon nanotube field effect transistor (SB-CNTFET). Compact model as well as Monte-Carlo I-V simulated characteristics will be compared to each other and also to experimental data in order to validate the used approximations. Then, for the assessment of the Schottky barrier on circuit performances, traditional 6T SRAM memory cell is designed using the SB-CNTFET compact model. Transient power consumption results are compared with those of the conventional CNTFET with zero-SB height.

The SB-CNTFET (Fig. 1) used in this work is presented in detail in [1]. In this model, for calculating the SB height, an approximation method based on recent works from [2] is adopted. This approximation consists in solving analytically the 1D modified Poisson equation for the channel potential and so calculating an effective SB height (Fig. 2). This effective SB height (Fig. 2) is expressed as [2]:

$$\phi_{SB_{-}S,D}^{eff} = \left(\phi_{SB_{-}S,D} - qV_{S,D}\right) e^{\left(-d_{tunnel}/\lambda_{Schottky}\right)} + qV_{S,D}$$
(1)

, where d<sub>Tunnel</sub> is the tunnelling distance which scales as  $1/\sqrt{m^*}$  [3].  $\lambda_{\text{Schottky}}$  is the screening length related to d<sub>Tunnel</sub> as well as t<sub>ox</sub> (oxide thickness) [1]. The screening length reflects the device geometry [4].

Hence, the linear charge density  $n_{CNT}$  in the SB-CNTFET is derived analytically from piece-wise calculation of the Fermi distribution and of the density of state relative variation [5].

In the other hand, the drain current is calculated by means of the Landauer–Buttiker formula [6] assuming a one dimensional ballistic channel in between the SBs [5]:

$$I = \frac{4ek_BT}{h} \sum_{p=1}^{+\infty} \left| \ln\left(1 + \exp\frac{eV_s + \Phi_{SB_s}^{eff} - sbbd[p]}{k_BT}\right) - \ln\left(1 + \exp\frac{eV_D + \Phi_{SB_s}^{eff} - sbbd[p]}{k_BT}\right) \right|$$
(2)

A comparison between the SB-CNTFET compact model I-V results and the Monte-Carlo simulations of transistors [7] for a wide range of gate to source and drain to source voltages has been performed (Fig. 3). A good agreement is found between compact model results and Monte-Carlo simulation for both  $I_D$  vs.  $V_{GS}$  and  $I_D$  vs.  $V_{DS}$  excepting at high  $V_{DS}$  values .This is mainly due to effects of optical phonon (OP) scattering and radial breathing mode (RBM) scattering which are not taken into account in the current version of the compact model. Future works will tackle these limitations.

Measured I<sub>D</sub> vs. V<sub>GS</sub> characteristic of an SB-CNTFET with back gate configuration has been presented in [8]. Compact model results are compared to these measured curves (Fig. 4) and good agreement is observed over a large range of gate to source V<sub>GS</sub> voltage (from -2V to 2V) and drain to source V<sub>DS</sub> voltage (from -0.1V to -0.7V).

A traditional 6T SRAM memory cell [9] is designed using the SB-CNTFET compact model. Fig. 5 shows the simulations results of the read and write waveforms for a 6T-SRAM memory cell at 0.5V of power supply voltage. On this figure, the cell exhibits the desired memory effects either for low "0" and high "1" logical levels. To point out the effect of the SB on cell dynamic's performances; the power consumption for the SB-CNTFET based 6T SRAM cell is compared with the MOS-like CNTFET.

Fig. 6 shows the transient power consumption curves for the write and read operations of "0" and "1" logical level related to the MOS-like CNTFET and the SB-CNTFET. These curves prove that SB-CNTFET consumes less than the MOS-like CNTFET for either read and write operations. However, its power-delay product is higher than the MOS-like CNTFET.

This paper proposes an efficient compact model for the SB-CNTFET. The proposed model has been verified against Monte-Carlo simulations and measured data. The results are shown to match very well over a large range of biases. Hence, it argues the validity of the used approximations. Since the developed compact model is suitable for circuit simulation in Spice like environment, 6T SRAM static memory cell is designed in EDA tool. The impact of the SB on such applications performances is pointed out by showing the transient power consumption curves in comparison with the MOS-like CNTFET at zero SB height.



**Figure 1. (up)** Artistic view of a SB-CNTFET and corresponding energy band diagram **(down)** at various V<sub>GS</sub> and V<sub>DS</sub>;(Case-A: V<sub>GS</sub>=V<sub>DS</sub>=0, Case-B: V<sub>GS</sub>>0 V<sub>DS</sub>=0, Case-C: V<sub>GS</sub>>V<sub>DS</sub>>0 and Case-D: V<sub>DS</sub>>V<sub>GS</sub>>0).



**Figure 3.** (a) Simulated I<sub>D</sub>-V<sub>GS</sub> characteristics from the compact model (solid lines) and Monte-Carlo (dashed symbol lines) of a Schottky barrier CNFETs adopted from [7] for a channel length of 100nm and an oxide thickness  $t_{ox}$  equal to 5.3nm. The S/D Schottky barrier height is  $\Phi_{SB}$ =0.275eV. (b) I<sub>D</sub>-V<sub>DS</sub> characteristics for different values of V<sub>GS</sub> and for a Schottky barrier height  $\Phi_{SB}$ =0.275meV, L =100nm and  $t_{ox}$ = 5.3nm.



Figure 2. Effective Schottky barrier approximation. The tunneling probability through the SB is set to unity if the barrier at some energy is thinner than  $d_{Tunnel}$  and zero otherwise.



Figure 4. I<sub>D</sub> vs. V<sub>GS</sub> simulated (lines) and measured (symbols) characteristics [8] for a SB-CNTFET with (14, 0) CNT for three V<sub>DS</sub>, -0.1V, -0.4 and -0.7V. t<sub>ox</sub>=10nm of SiO<sub>2</sub> and Ti made contacts  $\rightarrow$  $\Phi_{SB}$ =110meV.



Figure 5. Simulated waveforms of the read and write operations for a 6T-SRAM cell designed with the SB-CNTFETs,  $\Phi_{SB}$ =0.2eV.

## References

- 1. Najari M. et al. submitted to IEEE TED.
- 2. Knoch J. et al., PSS (A), 205 (4), 679-694 (2008).
- 3. Knoch J. et al. Springer Verlag, 2006.
- 4. Yan, R.-H. et al. IEEE TED 39, (1992).
- 5. Najari M. et al. sill coming on PSS (a) Journal.
- 6. Anantram, M.P. et al. IEEE Proc. 96 (9), 2008.
- 7. Nguyen H.-N., et al. IEEE SISPAD'09, 2009.



Figure 6. Transient power consumption of writing operation of "0" (a) and "1" logical level for the CNTFET and the SB-CNTFET,  $\Phi_{SB}$ =0.2eV @ V<sub>DD</sub>=0.5V.

- 8. Y.M. Lin et al. IEEE Trans. on Nanotech., 4 (5), 481-489.
- 9. A.K. Kureshia et al. Microelectronics journal 40 (6), 979-982, 2009.